Abstract-Ripple-based controls are popular to achieve a fast dynamic response, but the design of these controls assuring robustness is not easy due to its intrinsic nonlinear nature. These techniques often rely on sensing networks heavily dependent on parasitic elements to estimate the inductor current or the capacitor current. Consequently, a modeling technique that takes into account these sensors and parasitic elements is needed. This paper proposes an optimization algorithm to design a wide variety of controls that can take into account the parasitic elements and tolerances of the converter. The proposed algorithm can be used to design very fast controls that are also robust in a real-world implementation. This algorithm is verified on a 300kHz Buck converter with Voltage mode and a 1.3MHz Buck converter with V 2 Ic control.
I. INTRODUCTION
Point-of-Load DC/DC converters need to withstand severe load perturbations and, to minimize the voltage deviation under these transients, the control of the converter needs to be very fast. The design of very fast controls can be problematic because the higher the bandwidth, the higher the effects of the parasitic elements and the lower the robustness. In order to ensure a robust design, practitioners must consider not only the operation region of the converter but also the possible tolerances of the passive elements.
Ripple-based controls, like V 2 [1] , are popular in Pointof-Load applications for their capability to achieve a fast response. These controls use rippled information of the power stage as the triangular waveform for the modulator ( fig.1a ). They are composed by a fast loop, composed by the rippled signals and an optional external ramp, and a slow loop, composed typically by a type-I controller with low bandwidth that regulates tightly the output voltage in steady state. Consequently, when there is a perturbation that causes a change in the rippled signal, the duty cycle can change immediately and the control reacts very fast ( fig.1b) . However, the design of a fast and robust ripple-based control is not easy. These controls are prone to sub-harmonic oscillations so external ramp compensation might be required. Since the external ramp typically damps the dynamic response, a trade-off between fastness and robustness is needed when selecting the amplitude of the ramp.
Furthermore, some ripple-based controls sense the inductor current [2, 3] or the capacitor current [4, 5, 6] by introducing a lossless network that matches the time constant of a passive element, including parasitic elements. For example, for a good sense of the capacitor current the time constants of a real capacitor (including capacitance, series-resistance and seriesinductance) need to be matched [7] . In order to design a robust control, the effect of distorted measurements due to a not ideal matching need to be also taken into consideration. As seen above, the operation region, tolerances of the passives, parasitic elements, the sensing network and possible appearances of sub-harmonic oscillations must be regarded for a robust design of the control. In order to achieve this task, a modeling technique and a stability analysis that include all these considerations is needed. The Describing Function technique is a useful modeling technique [8] , it can be used to model current mode and ripple-based controls as a transfer function [8, 9] or as an equivalent circuit model [10, 11, 6] . Since it is accurate up to half the switching frequency, it can be used to predict sub-harmonic oscillations. Consequently, the Describing Function technique provides a very good understanding of the system. However, it may not be an appropriate technique when modeling a converter including all the relevant parasitic elements or the sensing network. Therefore, the effect of the distortion in the measurement due to a non ideal sensing may not be analyzed with this technique. Furthermore, [12] shows that, under certain conditions, the accuracy of the model based on the Describing Function decreases and needs to be used with caution.
This paper proposes an optimization algorithm that uses a very accurate numerical modeling technique and stability analysis, that takes into account tolerances of passives, parasitic elements and distorted measurements [12] . This way, the algorithm is capable of designing a very fast control while being very robust. The proposed algorithm can be applied to a wide variety of controls such as voltage mode, current mode and ripple-based controls and to different modulation techniques such as PWM (constant switching frequency) and constant on-time.
is a ripple-based control that uses the output voltage as the signal to modulate the duty cycle. If the ESR of the output capacitor is large, as it is the case for OS-CON capacitors, the output voltage ripple is dominated by the ripple across the ESR. This voltage is v Rc = i c · R c , where i c is the capacitor current and R c is the ESR of the output capacitor. Therefore, if the ESR is large, the output voltage has information about the capacitor current and, consequently, about the output current and can react very fast under load steps [13] .
However, if low-ESR capacitor are used such as ceramic capacitors, sub-harmonic oscillations can appear in V 2 control ( fig.2 ). In these cases, it is needed to add compensation to stabilize the control.
This compensation can be done means of adding a ramp, but this can damp the response of the control. A better strategy is to compensate with a triangular signal that has information about the converter. The most popular way to achieve this is to compensate with the inductor current [2, 3] . This control is called in the industry V 2 with inductor current ramp compensation but we will call it V 2 I L for simplicity. The sense of the inductor current is commonly done by means of a R-C network that matches the impedance of the inductor:
where L is the inductance, R L is the ESR of the inductor and R i and C i are the resistance and capacitance of the R-C network ( fig.3) . V 2 I L control is already popular in the industry with chips available to build the controller [14, 15] . Nonetheless, the inductor current does not have information about the output current and, if low-ESR caps are used, the control does not exhibit a feedforward of the output current. This can limit its dynamic response under a load step. On the other hand, if the capacitor current is used to compensate the V 2 control, then the control will exhibit a feedforward of the Paper P1-22 Workshop on Control and Modeling for Power Electronics (COMPEL)
output current and, consequently, it can react very fast under load steps [13] . This control, that uses both the output voltage and the capacitor current as the modulator signal, is called [5, 6] . Fig.4 shows the scheme of the V 2 I c control. The sensing of the capacitor current is done by means of a transimpedance amplifier that is designed to behave like an impedance proportional to the impedance of the output capacitor, including the ESR and the ESL of the capacitor. Notice that, in the implementation of V 2 I c , only the output voltage is sensed.
III. MODELING AND STABILITY ANALYSIS
This section explains the techniques to model and evaluate the stability that will be later used in the optimization algorithm. It also shows the complete schemes of the Buck converter and controls that will be modeled. The optimization algorithm can optimize the dynamic response of a wide variety of controls but the following ones are selected to illustrate the possibilities:
• Voltage mode with constant frequency modulation because it is the most widely used control.
• V 2 I L with constant on-time modulation because it has gathered a lot of attention from the industry and it is being increasingly used.
• V 2 I c with constant frequency modulation for its capability of achieving an almost optimal dynamic response.
A. Methodology
This subsection explains the methodology to model the whole converter (with the power stage and the control included) and to evaluate its stability. [12] presents the description of the methodology applied to V 2 and V 2 I c control. The modeling of the converter is a time-domain model derived from the piecewise-smooth model of the system (1): where i) is the piecewise state space model of the converter, ii) are the switching conditions to commutate the state, x is a vector containing the state variables and u is a vector containing the input variables. It is important to point out that x does not only contain the state variables of the power stage but also the state variables of the control. The stability analysis is based on Floquet theory which uses the piecewise-smooth model of (1) . As this paper is focused on explaining the optimization algorithm and its results, please refer to [12] for further information about the modeling and stability analysis. 
B. Power stage and control
This subsection explains the elements that are considered in the modeling of the power stage and the control. Fig.5 shows the power stage of a synchronous Buck converter with all the considered input variables, state variables and parasitic elements.
The input variables are the input voltage, V in , and an additional load current, I load . The state variables are the inductor current, i L , the capacitor current, i c , and the capacitor voltage, v c . The considered parasitic elements are the onresistances of the MOSFETs, R hs,on and R ls,on , the seriesresistance of the inductor, R L , and the series-resistance and series-inductance of the output capacitor, R c and L c .
Since V 2 I L and V 2 I c use the parasitic elements of the inductor and the output capacitor, respectively, their inclusion in the modeling is crucial to evaluate the influence of an incorrect estimation of them. Fig.6a-6c show the complete schemes of the converters with different controls as they are modeled. • Voltage mode ( fig.6a) :
The reason for different power stages and conditions is to validate that the model behaves well under several cases. For example, V 2 I L is modulated with constant on-time while the others are modulates with constant switching frequency. Also, Voltage mode control is tested with high switching frequency to see the effect of the ESL on the output voltage. They all show a very good agreement and, consequently, the models are valid.
IV. OPTIMIZATION ALGORITHM
This section explains the proposed optimization algorithm to design fast and robust controls. Fig.8a shows the conceptual scheme of the proposed algorithm: by using an accurate stability analysis and modeling, the algorithm optimizes the transient response of the control taking into account static and dynamic constraints specified by the user. Fig.8b is a visual example of the tolerances and constraints that can be defined in the algorithm.
The flow of the algorithm is as follows: 1) assuring stability: for every set of control parameters (gains and capacitors and resistors of linear controllers) that is evaluated, first, the stability is analyzed over the whole operating region and regarding tolerances of the components of the converter. If the converter is not stable in any of the cases, then that set of control parameters is rejected. 2) assuring dynamic requirements: if the converter is stable in all cases, the dynamic behavior under user-defined
Paper P1-22 Workshop on Control and Modeling for Power Electronics (COMPEL) perturbations is computed. The value of the output voltage and the inductor current is monitored and, if a dynamic constraint (maximum overcurrent, maximum overvoltage,...) is violated, the algorithm rejects that set of parameters. 3) calculation of objective function: if the set of control parameters complies with the static and dynamic requirements, the algorithm calculates the objective function as a measurement of how well that set of parameters performs. The algorithm uses by default the weighted quadratic errors of the output voltage under the userdefined perturbations as the objective function to minimize, but the user can create another objective function if needed. 4) optimization of parameters: the algorithm tries to find the set of control parameters that minimizes the objective function while complying with the static and dynamic constraints. This search is done because of simplicity with a coordinate descent algorithm, although other techniques as gradient descent can be used. This way, the final design of the optimization algorithm is fast, because the error of the output voltage is minimized under perturbations, and robust, because the design complies with the specific static and dynamic requirements of the converter, accounting for tolerances, parasitic elements and distorted measurements.
A. Comparison of different designs of Voltage mode control
In order to show the benefits of using the proposed optimization algorithm, this subsection compares a design of Voltage mode obtained from the proposed optimization algorithm with the design guidelines proposed by International Rectifier in [16] and Intersil in [17] . Of course, these design guidelines are meant to be general and fine tuning of the parameters is expected afterwards to achieve the best results. Still, this comparison can illustrate what can be achieved with the proposed optimization algorithm. dotted grey. The comparison shows that the design optimized with the proposed algorithm is faster than the other designs. Specifically, notice that it achieves the minimum possible deviation of the output voltage for the power stage under the load step, saturating the duty cycle to zero. Furthermore, it achieves an almost time-optimal response under the reference voltage step with a transient response very similar to the Minimum-time control [18, 19] .
V. EXPERIMENTAL VALIDATION
This section validates the designs of Voltage mode and V 2 I c controls optimized with the proposed algorithm in order to prove that they are fast and can be implemented in practice. It is divided in two subsections that explain separately each design.
A. Validation of optimized design of Voltage mode control
The power stage to be controlled is as follows ( fig.6a) :
, R hs,on = 30mΩ, R ls,on = 14.2mΩ. The optimization algorithm is setup with the following conditions:
• The control is optimized for load disturbances and voltage reference steps.
• The converter needs to be stable over the whole operation region and accounting for tolerances of the passive The design obtained from the optimization is shown in black, the design based in [16] is in grey and the design based in [17] is shown in dotted grey.
elements. The operation region is as follows: the output voltage can vary from 1V to 4V and the output current can vary from 0A to 10A. Only the tolerance of the ESL of the output capacitor is taken into account, which is L c ± 70% (accounting for the tolerances of the ESL because of the layout).
• Only capacitance values greater than 10pF in the linear controller is allowed so that the design is implementable in practice. The obtained optimized controller has the following parameters ( fig.6a ): R 1 = 300Ω, R 2 = 130Ω, R 3 = 12Ω, C 1 = 570pF, C 2 = 100nF, C 3 = 22nF . Fig.10 shows the experimental transient responses of the designed Voltage mode control in a prototype under a load step ( fig.10a ) and under a reference voltage step ( fig.10b ). Notice that, in the case of the load disturbance, the response of the control is almost time-
Workshop on Control and Modeling for Power Electronics (COMPEL) optimal, achieving a very similar transient response as chargebalance controls [20] . The response of the converter under voltage step is equally fast. Consequently, it has been validated that the design of a Voltage mode control with the proposed optimization algorithm is very fast and implementable.
B. Validation of optimized design of V 2 I c control
The power stage to be controlled is as follows ( fig.6c ):
The optimization algorithm is setup with the following conditions:
• The converter needs to be stable over the whole operation region and accounting for tolerances of the passive elements. The operation region is as follows: the output voltage can vary from 0.5V to 2V and the output current can vary from 0A to 15A. The converter needs to be stable also under the following variations of parameters: Consequently, by taking into account these tolerances, the control will be robust under not-ideal sensing.
• Only capacitance values greater than 10pF in the linear controller is allowed so that the design is implementable in practice. The obtained optimized controller has the following parameters ( fig.6c) : Fig.11 shows the experimental transient responses of the designed V 2 I c control in a prototype under a load step ( fig.10a ) and under a reference voltage step ( fig.11b ). Notice that, in the case of the load disturbance, the response of the control achieves the minimum voltage deviation for the power stage. The response of the converter under voltage step is also fast. Consequently, it has been validated that the design of a V 2 I c control with the proposed optimization algorithm is very fast and implementable.
VI. SUMMARY
This paper has proposed an optimization algorithm to design fast and robust controls. It has been validated in simulations and in an experimental prototype that the designs are very fast, close to time-optimal response. Furthermore, their robustness is assured by means of a very accurate stability analysis. The
Paper P1-22
Workshop on Control and Modeling for Power Electronics (COMPEL) 
where u are the input variables, x are the state variables, the state 0 is when the low-side MOSFET is conducting and the state 1 is when the high-side MOSFET is conducting. Figure 6a shows the scheme of the model of Voltage mode. The state variables are
A. Piece-wise model of type-III Voltage mode with constant frequency
and the input variables are
The matrices are
The switching conditions to switch from ON to OFF and from OFF to ON are, respectively:
where
B. Piece-wise model of V 2 I L with constant on-time Figure 6b shows the scheme of the model of V 2 I L . The state variables are
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The switching conditions to switch from ON to OFF and from OFF to ON are, respectively: h 10 (x, t) = t − T on (19) h 01 (x, t) = Kx(t) + Gu (20) where
C. Piece-wise model of V 2 I c with constant frequency Figure 6c shows the scheme of the model of V 2 I c . The state variables are
(27) The switching conditions to switch from ON to OFF and from OFF to ON are, respectively: h 10 (x, t) = Kx(t) + Gu + m ramp t (28)
